Platform-based SOC Design: Point and Counterpoint

E-mail Save

Print Talkback

Related Article

A Platform Based SoC Design Environment
Platform-Based Design: What is Required for Viable SoC Design?
A Platform-Based Technology for Fault-Robust SoC Design
A Platform-Based Technology for Fault-Robust SoC Design
A High Level Power modeling IP Methodology for SoC Design Based on FPGA Approach

Latest Articles

Silicon for better DTV tuning, PIP, speed and size
What's your sine? Finding the right algorithm for digital frequency synthesis on a DSP
Replacing obsolete video game circuits with Xilinx CPLDs
Low Power Transport Demultiplexer for ATSC and DVB Broadcast Format
EDA needs functional qualification

Most Popular (Updated Daily)

1 DesignTag: A Thermally Sensed Security Tag to Protect Chip Designs

2 How to calculate CPU utilization

3 EDA needs functional qualification

4 Replacing obsolete video game circuits with Xilinx CPLDs

5 FPGA design from scratch

See the Top 20 >>

Grant Martin of the VSIA (and a Cadence Fellow) weighs in on the side of platform based design: "[Platform-based design] is the most important trend in design reuse for SoC that we can see, and will overcome the barriers to effective reuse and designer productivity..." while Gary Smith of Dataquest rebuts: "Platform-based design has a place but it sure isn't the answer to many of today's design challenges."