Industry Articles | Most Popular | SoC News Alerts | RSS Feed

How to raise the RTL abstraction level and design conciseness with SystemVerilog - Part 2

	E-mail Save Print Talkback
	Related Articles
	How to raise the RTL abstraction level and design conciseness with SystemVerilog - Part 1 How to improve FPGA-based ASIC prototyping with SystemVerilog Virtual prototyping boosts model-driven Design for Six Sigma methodology: Part 3 of 3 - Design example: Electronic throttle control Virtual prototyping boosts model-driven Design for Six Sigma methodology: Part 1 of 3 - The challenges and tools Systel Level Design Automation of Pipelined ADC
	Related
	Mentor Graphics Silicon IPs
	Mentor Graphics Hot IPs
	Mentor Graphics USB IP Subsystem Mentor Graphics 10 Gigabit BASE-R Physical Coding Sublayer PCie to AMBA 3 AXI Bridge PCie 1.1 Controller for 1, 2, 4, 8 or 16-lane Mentor Graphics Serial ATA 1.5/3.0 Gbps PHY More ...
	Latest Articles
	Video encoding with low-cost FPGAs for multi-channel H.264 surveillance A scalable MIMO near-maximum likelyhood (ML) detector Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 2 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 3
	Most Popular (Updated Daily)
	1 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1 2 Video encoding with low-cost FPGAs for multi-channel H.264 surveillance 3 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 2 4 How to calculate CPU utilization 5 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 3 See the Top 20 >>

By Sachin Kakkar, Sanjay Gupta, Ayan Banerjee, and Rohit Goel, Mentor Graphics

Programmable Logic DesignLine --  (05/14/08, 12:43:00 PM EDT)

1. Enhance conciseness and expressiveness of designs.
2. Add built-in checks to avoid design issues.
3. Design efficient FSM and RAM/ROM memory models.
4. Graduate to object oriented generic hardware designs.

In Part 1 we examined Steps1 and 2 – conciseness of expression and built-in code verification. Now, in Part 2, we will elaborate on Steps 3 and 4 and demonstrate how designers can improve code encapsulation, re-use, and consistency in model behavior – all without adversely affecting the quality of results.

Step 3: Design efficient FSMs and RAM/ROM memory models
#1 – Designing finite state machines
SystemVerilog enables modelling at higher levels of abstraction through the use of the following:

1. Strongly typed enumerated types with state encoding.
2. 2-state data types and user defined types.
3. Specialized always_comb, always_latch, and always_ff blocks.
4. Unique and priority case statements.

These enhancements enable accurate modelling that simulate and synthesize correctly with consistent behaviour across all tools.

The new SystemVerilog coding style is also easy to read and maintain compared to the Verilog method of modelling FSM's.

Click here to read more ...

Contact Mentor Graphics Fill out this form for contacting a Mentor Graphics representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message:

Add your Opinion

E-mail This Article

Printer-Friendly Page