Industry Articles | Most Popular | SoC News Alerts | RSS Feed

C-based coprocessor design, part 1: SIMD architecture

	E-mail Save Print Talkback
	Related Articles
	C-based coprocessor design, part 2: Datapath customization Architecture-oriented C optimization, part 1: DSP features Embedded DSP Software Design on a Multicore SoC Architecture: Part 1 Architecture-oriented C optimization, part 2: Memory and more Enhance circuit timing design with programmable clock generators (Part 1 of 2)
	Related
	CebaTech Inc. Silicon IPs CebaTech Inc. Design Platforms
	CebaTech Inc. Hot IPs
	RFC1951 ''deflate'' de-Compression: GZIP RFC1951 ''deflate'' Compression: GZIP C2R Compiler - ANSI C to RTL ESL design tool More ...
	Latest Articles
	Video encoding with low-cost FPGAs for multi-channel H.264 surveillance A scalable MIMO near-maximum likelyhood (ML) detector Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 2 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 3
	Most Popular (Updated Daily)
	1 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1 2 Video encoding with low-cost FPGAs for multi-channel H.264 surveillance 3 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 2 4 How to calculate CPU utilization 5 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 3 See the Top 20 >>

By V. A. Chouliaras, Loughborough University, and Chad Spackman, CTO, CebaTech Inc.

Programmable architectures, including micro-coded data-parallel accelerators, are the backbone processing engines in high performance ASICs. Traditionally, such architectures have been implemented at register transfer level (RTL), as this level of abstraction is sufficiently close to the actual hardware architecture and is fully supported by the mainstream ASIC and FPGA synthesis flows.

With the introduction of disruptive electronic system level (ESL) synthesis tools such as CebaTech Inc.'s C2R Compiler, large scale accelerators can be described at a higher abstraction level. At the same time, the processor architect maintains full control over the ESL synthesis process by using advanced features such as precise interface inference, user-specified clocking, explicit data (DLP) level and thread (TLP) level parallelism as well as combinatorial logic.

This article elaborates on the use of the C2R compiler for implementing a 2-way LIW/SIMD hybrid accelerator, attached to a scalar processor core, with configurable micro-architecture and programmer's model/ISA. The accelerator was designed for the ITU-T G723.1 and G729.A speech coding standards.

Click here to read more ...

Contact CebaTech Inc. Fill out this form for contacting a CebaTech Inc. representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message:

Add your Opinion

E-mail This Article

Printer-Friendly Page