Industry Articles | Most Popular | SoC News Alerts | RSS Feed

How to implement a high-definition video design framework for FPGAs

	E-mail Save Print Talkback
	Related Articles
	How to implement double-precision floating-point on FPGAs How to implement high-speed 667 Mbps DDR2 interfaces with FPGAs How to use FPGAs to develop an intelligent solar tracking system How to perform meaningful benchmarks on FPGAs from different vendors Polyphase Video Scaling in FPGAs
	Related
	Altera Corp. Silicon IPs
	Altera Corp. Hot IPs
	Triple Speed Ethernet DDR2 SDRAM High Performance Controller PCI Express Compiler: x1, x4 & x8 MegaCore Functions DDR2 SDRAM Controller More ...
	Latest Articles
	Video encoding with low-cost FPGAs for multi-channel H.264 surveillance A scalable MIMO near-maximum likelyhood (ML) detector Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 2 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 3
	Most Popular (Updated Daily)
	1 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1 2 Video encoding with low-cost FPGAs for multi-channel H.264 surveillance 3 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 2 4 How to calculate CPU utilization 5 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 3 See the Top 20 >>

By Suhel Dhanani and Girish Malipeddi, Altera
April 06, 2008 -- pldesignline.com

Almost all new design starts for video/imaging systems – be it in broadcast, studio, medical, or military applications – is processing high-definition (HD) video signals. A frame of HD video has between 5 to 12 times the numbers of pixels as the frame of SD video as illustrated in Table 1.


Table 1. Frame sizes in pixels for different HD resolutions compared to standard definition (SD).

This increase in the number of pixels per frame directly translates into increased video processing throughput requirements that drive most of HD video system designs to FPGAs.

With inherently parallel DSP blocks, an abundance of embedded memory blocks, a large number of registers, and high speed memory interfaces, FPGAs are ideal for HD video system design. However, HD video signal processing on FPGAs also has significant challenges, such as implementing efficient external frame buffer interface, interfacing different video function blocks, integrating the signal processing to the on-chip processor, as well as rapid debug and prototyping.

This article explores a video design framework that can alleviate some of these challenges and allow for a faster design cycle. The components of the video design framework described can be used collectively or designers can pick and choose to suit an in-house design flow and methodology.

Click here to read more ...

Contact Altera Corp. Fill out this form for contacting a Altera Corp. representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message:

Add your Opinion

E-mail This Article

Printer-Friendly Page