Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Multimedia IP Journal Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore



Chip design lacks system predictability


Related

Latest Articles

Most Popular (Updated Daily)

David Lautzenheiser, Silistix
(03/21/2008 10:20 AM EDT) -- EE Times

Historically, semiconductor devices were developed to perform a single, well-understood function. Those containing a processor were designed to provide the processor with everything needed to perform that single function. We have now moved fully into an era in which chips are complete systems--the era of the system-on-chip. Today, multiple processors or similar complex functional blocks must interact internally and with the real world to provide the system capabilities demanded by the consumer's voracious appetite for electronic products.

We are at a crossroads in the semiconductor industry, where the difficulty in meeting chip design deadlines is not a lack of proper skills or mature EDA tools, but rather a more insidious demon.

The leaders in our industry have perhaps the best talent in the world and the resources to equip them with best-in-class tools. Despite this, designers continue to miss their scheduled design targets, resulting in high development costs and lost profits because they cannot meet ever-shortening consumer market windows. The move from single-function chip design to SoCs requires an altogether new approach that will provide a predictable path from system-level architecture through all the steps of implementation, enabling the development of designs within predictable schedules.

Designing multifunction systems demands an understanding of the interactions of the individual functions and the impact of those interactions on the overall chip requirements. While there are well-proven methods for specifying, designing and testing individual functions, these do not extend to system-level design. The challenge, and the source of unpredictability, is that a multifunction system requires the correct balance among the competing demands of the individual functions. What is lacking in conventional methodologies is a way to express the interactions of these functions and the impact of those interactions on the requisite communications among those functions on the chip. Compounding the competing interactions, communication requirements have exploded with the advent of high-definition video, surround sound audio, broadband data demands and so forth.

Click here to read more ...



   

Contact Silistix

Fill out this form for contacting a Silistix representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



   

Add your Opinion

   

 

E-mail This Article Printer-Friendly Page



list: -1220793775.23 seconds
detail: 0.0102248191833 seconds
prov: 0.0110318660736 seconds
end_new