Industry Articles | Most Popular | SoC News Alerts | RSS Feed

Designing DDR3 SDRAM controllers with today's FPGAs

	E-mail Save Print Talkback
	Related Articles
	Using FPGAs to improve your wireless subsystem's performance Designing FPGA Based Reliable Systems Using Virtex-5 System Monitor Cost-effective two-dimensional rank-order filters on FPGAs Floating- to fixed-point MATLAB algorithm conversion for FPGAs Triple play - How FPGAs can tackle the challenges of network security
	Related
	Xilinx, Inc. Silicon IPs
	Xilinx, Inc. Hot IPs
	Endpoint for PCI Express LogiCORE Endpoint PIPE for PCI Express (DO-DI-PCIE-PIPE) H.264 Motion Estimation Engine (DO-DI-H264-ME) MPEG4 Simple Profile Decoder XPS FlexRay Controller More ...
	Latest Articles
	Video encoding with low-cost FPGAs for multi-channel H.264 surveillance A scalable MIMO near-maximum likelyhood (ML) detector Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 2 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 3
	Most Popular (Updated Daily)
	1 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1 2 Video encoding with low-cost FPGAs for multi-channel H.264 surveillance 3 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 2 4 How to calculate CPU utilization 5 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 3 See the Top 20 >>

By Adrian Cosoroaba, Xilinx
December 12, 2007 -- pldesignline.com

The recently introduced DDR3 SDRAM technology paves the way to higher data rates (from 800 Mbps to 1600 Mbps) and provides higher performance for many systems that depend on data, video, or packet processing.

Every architectural change for higher performance comes at a price, however, and one aspect is measured in additional man hours of system design time, simulation, and troubleshooting. DDR3 SDRAM is an evolutionary step from DDR2 and provides enhanced features to enable higher data rates. It also maintains enough backward compatibility with DDR2 to provide system designers with the benefit of not having to reinvent the wheel on all aspects of controller and interface design.

In the case of FPGA-based designs, some FPGA vendors have taken on the task of designing a complete controller and physical layer interface. This article outlines the major differences between DDR3 and DDR2 SDRAM architecture, the challenges that come with architectural changes for higher data rates, and also reviews them in the context of a Xilinx Virtex-5 FPGA reference design tested in hardware at 800 Mbps. The reference design is available free for downloading.

Click here to read more ...

Contact Xilinx, Inc. Fill out this form for contacting a Xilinx, Inc. representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message:

Add your Opinion

E-mail This Article

Printer-Friendly Page