Industry Articles | Most Popular | SoC News Alerts | RSS Feed

Implementing an FPGA-based scalable OFDMA engine for WiMAX

	E-mail Save Print Talkback
	Related Articles
	How to design a scalable OFDMA engine for WiMAX Tap into the advantages of a scalable OFDMA engine for WiMAX Real-time driver drowsiness tracking system Xilinx responds to Altera's FPGA benchmarks How to perform meaningful benchmarks on FPGAs from different vendors
	Related
	OFDMA Silicon IPs Altera Corp. Silicon IPs
	Altera Corp. Hot IPs
	Triple Speed Ethernet DDR2 SDRAM High Performance Controller PCI Express Compiler: x1, x4 & x8 MegaCore Functions DDR2 SDRAM Controller More ...
	Latest Articles
	Video encoding with low-cost FPGAs for multi-channel H.264 surveillance A scalable MIMO near-maximum likelyhood (ML) detector Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 2 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 3
	Most Popular (Updated Daily)
	1 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1 2 Video encoding with low-cost FPGAs for multi-channel H.264 surveillance 3 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 2 4 How to calculate CPU utilization 5 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 3 See the Top 20 >>

Akshaya Trivedi, Altera
(08/21/2007 10:45 AM EDT) -- EE Times

Scalable orthogonal frequency-division multiple access (OFDMA) is a key physical layer component associated with mobile WiMAX. It is an enabling technology for future broadband wireless protocols including 3GPP and 3GPP2 and their long-term evolution.

The underlying nature of OFDMA is ideal for an FPGA-based WiMAX basestation design PHY. By leveraging a scalable OFDMA engine, engineering teams can save up to 18 months of development time. FPGA building blocks include bit-level, OFDMA symbol-level and digital intermediate frequency processing blocks.

Symbol mapping and demapping are used in bit-level processing, as well as forward error correction (FEC) based on Reed-Solomon and Viterbi MegaCore functions. FEC schemes such as convolution turbo codes from third-party vendors can be used as well. OFDMA symbol-level processing includes subchannelization and de-subchannelization.

Fast Fourier transform (FFT) and inverse fast Fourier transform (IFFT) MegaCore functions support cyclic prefix insertion. Digital IF processing includes single- and multiple-antenna digital up converters (DUCs), digital down converters (DDCs), advanced crest factor reduction (CFR), and digital pre-distortion (DPD). The IF modem package allows easy and efficient multi-channel and time-multiplexed implementations.

Click here to read more ...

Contact Altera Corp. Fill out this form for contacting a Altera Corp. representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message:

Add your Opinion

E-mail This Article

Printer-Friendly Page