Industry Articles | Most Popular | SoC News Alerts | RSS Feed

Commentary: SystemVerilog enables design with verification

	E-mail Save Print Talkback
	Latest Articles
	FPGA Implementation of DLX Microprocessor With WISHBONE SoC Bus Reducing system complexity by using a single-supply logic-level shifter Generic Driver Model using hardware abstraction and standard APIs Low power design for analog/mixed signal IP Use NAND Flash for cost, density and performance advantages for mobile handsets
	Most Popular (Updated Daily)
	1 FPGA Implementation of DLX Microprocessor With WISHBONE SoC Bus 2 A Multiprocessor System-on-chip Architecture with Enhanced Compiler Support and Efficient Interconnect 3 How to calculate CPU utilization 4 Memory Design Considerations When Migrating to DDR3 Interfaces from DDR2 5 Low Power Transport Demultiplexer for ATSC and DVB Broadcast Format See the Top 20 >>

Michal Siwinski, Cadence Design Systems
(06/26/2007 12:35 PM EDT)
 
The SystemVerilog language standard is one of the hottest topics in EDA today, and with good reason. It takes a huge step up from traditional hardware description languages, incorporating key concepts from proven verification languages, property/assertion languages, and even object-oriented programming languages. With its many new features, SystemVerilog can appear a bit daunting in its entirety.

Partly for that reason, and partly because of the history of the donations that influenced the standard, it is common to divide the new features of SystemVerilog into three categories: assertion constructs, design constructs and verification constructs. This categorization has some merit, at least from a syntax perspective, but it can be misleading, in that logic designers use more than the design constructs, and verification engineers use more than the verification constructs.

Click here to read more ...

Add your Opinion

E-mail This Article

Printer-Friendly Page

list: -1215287260.84 seconds
detail: 0.0010199546814 seconds
prov: 0.00178790092468 seconds
end_new