Industry Articles | Most Popular | SoC News Alerts | RSS Feed

A Simple New Approach to Hardware Software Co-Verification

	E-mail Save Print Talkback
	Related Articles
	A New Methodology for Hardware Software Co-verification IP Verification : RTL prototyping: a hardware/software co-verification solution Hardware/Software Co-verification in a System LSI Design Dealing with the challenges of integrating hardware and software verification Surveying the hardware-assisted verification landscape
	Latest Articles
	Video encoding with low-cost FPGAs for multi-channel H.264 surveillance A scalable MIMO near-maximum likelyhood (ML) detector Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 2 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 3
	Most Popular (Updated Daily)
	1 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1 2 Video encoding with low-cost FPGAs for multi-channel H.264 surveillance 3 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 2 4 How to calculate CPU utilization 5 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 3 See the Top 20 >>

By Ernst Zwingenberger, El Camino GmbH
Mar 5 2007 (1:30 AM), Embedded.com

Coverage-driven verification (CDV) has generated remarkable interest in recent years. Because of its enormously comprehensive capabilities, more and more verification teams are now relying on the CDV approach.

However, implementing a coverage-driven verification environment in a system-level environment requires developing a sequence library, which has proven to be a time-consuming task.

To configure, or reconfigure the library, requires planning for and testing a huge number of interactions with the various portions of the device under test. The challenge poses a significant bottleneck in the verification process of a complex system or device.

A recent project of one of our customers provides a great example. One of their SoCs for use in an HDTV system presented some serious complexity. The SoC included a CPU subsystem, memory manager, and multiple bus interconnects. To test the subsystem, we were looking at more than 6000 register fields - a potential verification bottleneck to say the least.

Click here to read more ...

Add your Opinion

E-mail This Article

Printer-Friendly Page