Industry Articles | Most Popular | SoC News Alerts | RSS Feed

How to map the H.264/AVC video standard onto an FPGA fabric

	E-mail Save Print Talkback
	Related Articles
	High Definition, Low Bandwidth -- Implementing a high-definition H.264 codec solution with a single Xilinx FPGA Emerging H.264 standard supports broadcast video encoding H.264/AVC HDTV Motion Compensation Soft IP Tutorial: The H.264 Scalable Video Codec (SVC) FPGA design and verification using Simulink
	Related
	H.264/AVC Silicon IPs Xilinx, Inc. Silicon IPs
	Xilinx, Inc. Hot IPs
	Endpoint for PCI Express LogiCORE Endpoint PIPE for PCI Express (DO-DI-PCIE-PIPE) H.264 Motion Estimation Engine (DO-DI-H264-ME) MPEG4 Simple Profile Decoder XPS FlexRay Controller More ...
	Latest Articles
	Video encoding with low-cost FPGAs for multi-channel H.264 surveillance A scalable MIMO near-maximum likelyhood (ML) detector Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 2 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 3
	Most Popular (Updated Daily)
	1 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 1 2 Video encoding with low-cost FPGAs for multi-channel H.264 surveillance 3 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 2 4 How to calculate CPU utilization 5 Dealing with clock jitter in embedded DDR2/DDR3 DRAM designs: Part 3 See the Top 20 >>

By Wilson Chung, Xilinx Inc.
March 02, 2007 -- dspdesignline.com

Despite its promise of improved coding efficiency over existing standards, H.264/AVC still presents engineering challenges.

It incorporates the most significant changes and algorithmic discontinuities in the evolution of video coding standards since the introduction of H.261. As a result, to achieve a real-time H.264/ AVC encoding solution, multiple FPGAs and programmable DSPs are often used.

To illustrate the computational complexity required, let's explore the typical runtime-cycle requirements of the H.264/AVC encoder based on the software model provided by the Joint Video Team (JVT). Using Intel VTune software running on a Pentium III 1GHz CPU with 512Mbytes of memory, achieving H.264/AVC SD with a main profile encoding solution would require about 1,600 billions of operations per second.

Click here to read more ...

Contact Xilinx, Inc. Fill out this form for contacting a Xilinx, Inc. representative. Your Name: Your E-mail address: Your Company address: Your Phone Number: Write your message:

Add your Opinion

E-mail This Article

Printer-Friendly Page